The feat was realized by embedded a single carbon nanotube, 1nm in diameter in a thin layer of zirconium dioxide (ZrO 2) under atomically thin sheets of molybdenum disulphide (MoS 2), about 0.65 nanometers thick.
Only a proof of concept, the prototyped nanotransistor exhibited a switching behaviour and proves the 5nm barrier can be broken for gates. The researchers have yet to develop self-aligned fabrication schemes to reduce parasitic resistances in the device and open the way to scalable on-chip circuit engineering.
Moving to MoS 2 as a transistor material for the channel instead of doped silicon, the researchers circumvented the tunnelling effects that would typically kick in when designing sub-5nm gate barriers. Electrons flowing through MoS2 are heavier, they explain, which allows smaller gates to control their flow. The work at Berkeley Lab was primarily funded by the Department of Energy’s Basic Energy Sciences program.
Access the paper at https://science.sciencemag.org/content/354/6308/99
Visit Lawrence Berkeley National Laboratory at www.lbl.gov
Carbon nanotube transistors outperform silicon for first time
Single-electron transistor will enable extremely low power computing
Piezoelectronic device holds promise as post–CMOS transistor
Researchers demonstrate steps toward commercial fabrication of carbon nanotubes as a successor to silicon
The DNA of molecular electronics: nanoscale rectifiers