MENU

Processor architecture for edge AI/ML inference workloads

New Products |
By Rich Pell


The NeuPro-M processor architecture is a self-contained heterogeneous architecture composed of multiple specialized co-processors and configurable hardware accelerators that seamlessly and simultaneously process diverse workloads of Deep Neural Networks – boosting performance by 5-15x compared to its predecessor. NeuPro-M supports both system-on-chip (SoC) as well as Heterogeneous SoC (HSoC) scalability to achieve up to 1,200 TOPS and offers optional robust secure boot and end-to-end data privacy.

NeuPro–M compliant processors initially include the following pre-configured cores:

  • NPM11 – single NeuPro-M engine, up to 20 TOPS at 1.25GHz
  • NPM18 – eight NeuPro-M engines, up to 160 TOPS at 1.25GHz

A single NPM11 core, when processing a ResNet50 convolutional neural network, achieves a 5x performance increase and 6X memory bandwidth reduction versus its predecessor, which results in power efficiency of up to 24 TOPS per watt. NeuPro-M is capable of processing all known neural network architectures, as well as integrated native support for next-generation networks like transformers, 3D convolution, self-attention and all types of recurrent neural networks.

NeuPro-M has been optimized to process more than 250 neural networks, more than 450 AI kernels and more than 50 algorithms. The embedded vector processing unit (VPU) ensures future proof software-based support of new neural network topologies and new advances in AI workloads. In addition, the CDNN offline compression tool can increase the FPS/Watt of the NeuPro-M by a factor of 5-10x for common benchmarks, with very minimal impact on accuracy.

“The artificial intelligence and machine learning processing requirements of edge AI and edge compute are growing at an incredible rate, as more and more data is generated and sensor-related software workloads continue to migrate to neural networks for better performance and efficiencies,” says Ran Snir, Vice President and General Manager of the Vision Business Unit at CEVA. “With the power budget remaining the same for these devices, we need to find new and innovative methods of utilizing AI at the edge in these increasingly sophisticated systems.”

“NeuPro-M is designed on the back of our extensive experience deploying AI processors and accelerators in millions of devices, from drones to security cameras, smartphones and automotive systems,” says Snir. “Its innovative, distributed architecture and shared memory system controllers reduces bandwidth and latency to an absolute minimum and provides superb overall utilization and power efficiency. With the ability to connect multiple NeuPro-M compliant cores in a SoC or Chiplet to address the most demanding AI workloads, our customers can take their smart edge processor designs to the next level.”

The NeuPro-M heterogenic architecture is composed of function-specific co-processors and load balancing mechanisms that are the main contributors to the huge leap in performance and efficiency compared to its predecessor. By distributing control functions to local controllers and implementing local memory resources in a hierarchical manner, the NeuPro-M achieves data flow flexibility that result in more than 90% utilization and protects against data starvation of the different co-processors and accelerators at any given time. The optimal load balancing is obtained by practicing various data flow schemes that are adopted to the specific network, the desired bandwidth, the available memory and the target performance, by the CDNN framework.

NeuPro-M architecture highlights include:

  • Main grid array consisting of 4K MACs (Multiply And Accumulates), with mixed precision of 2-16 bits
  • Winograd transform engine for weights and activations, reducing convolution time by 2x and allowing 8-bit convolution processing with <0.5% precision degradation
  • Sparsity engine to avoid operations with zero-value weights or activations per layer, for up to 4x performance gain, while reducing memory bandwidth and power consumption
  • Fully programmable Vector Processing Unit, for handling new unsupported neural network architectures with all data types, from 32-bit Floating Point down to 2-bit Binary Neural Networks (BNN)
  • Configurable Weight and Data compression down to 2-bits while storing to memory, and real-time decompression upon reading, for reduced memory bandwidth
  • Dynamically configured two level memory architecture to minimize power consumption attributed to data transfers to and from an external SDRAM

NeuPro-M is available for licensing to lead customers today and for general licensing in Q2 this year.

CEVA


Share:

Linked Articles
Smart2.0
10s