IMS CHIPS standardizes on Cadence Silicon Realization solution for advanced gate array design

IMS CHIPS standardizes on Cadence Silicon Realization solution for advanced gate array design

Technology News |
IMS CHIPS supports small- and medium-sized companies in Germany with the development, manufacturing and application of microelectronic systems. At the same time, the Stuttgart-based institute is a respected research partner for innovative technologies and collaborates with international leading semiconductor companies and suppliers. An important consideration for IMS CHIPS was…
By admin

Share:

IMS CHIPS supports small- and medium-sized companies in Germany with the development, manufacturing and application of microelectronic systems. At the same time, the Stuttgart-based institute is a respected research partner for innovative technologies and collaborates with international leading semiconductor companies and suppliers.

An important consideration for IMS CHIPS was to establish and build an industry-leading, end-to-end design flow from a single source that would provide compatibility with its customers and foundries and could offer a comprehensive approach from initial design development to simulation, all the way to tape-out. Another important factor in the decision to standardize on Cadence Silicon Realization technologies was the ability to address complex routing requirements using only two layers of interconnects – a challenge that most existing and new routers on the market are not able to handle.

“We teamed with Cadence because there is no comparable product on the market that offered us a similar solution to tackle our complex mixed-signal gate array technologies,” said Professor Dr. Joachim Burghartz, director and chairman of the board of directors at IMS CHIPS. “Another important criterion to us was to use a proven solution with a long track record of silicon success, to help us avoid risk and time-consuming iterations”.

The Cadence approach to mixed-signal design uses an integrated mixed-signal methodology in which early design planning; front-end design, functional verification, physical implementation, and packaging are shared responsibilities between analog and digital teams. This is the benefit of Cadence Silicon Realization – providing a more deterministic path to silicon by driving pervasive design intent, abstraction, and convergence across the entire flow. IMS CHIPS will benefit from the interoperability between the Virtuoso and Encounter technologies, helping them to accelerate their development time. For IMS CHIPS with its focus on small- and medium-sized companies, this is critical to more effective business planning.

Visit Cadence at www.cadence.com

 

Linked Articles
eeNews Europe
10s